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Abstract
We aim at providing algorithms and implementations for fundamental linear algebra oper-
ations – like the ones included in the Basic Linear Algebra Subprograms (BLAS) library –
that would deliver reproducible and accurate results with reasonable performance overhead
compared to the standard non-reproducible implementations on modern parallel architec-
tures such as Intel processors, Intel Xeon Phi co-processors, and GPU accelerators.
Introduction
In general, BLAS routines rely on the optimized version of parallel reduction and dot
product involving floating-point additions and multiplications operations that are non-
associative. Due to non-associativity of these operations and dynamic scheduling on paral-
lel architectures, getting a bitwise reproducible floating-point result for multiple executions
of the same code on different or even similar parallel architectures is challenging. These
discrepancies worsen on heterogeneous architectures – such as clusters composed of stan-
dard CPUs in conjunction with GPU accelerators and/or Intel Xeon Phi co-processors
–, which combine together different programming environments that may obey various
floating-point models and offer different intermediate precision or different operators. Such
non-determinism and non-reproducibility of floating-point computations on parallel ma-
chines causes validation and debugging issues, and may even lead to deadlocks.
Existing solutions to enhance reproducibility of BLAS routines are
•Fixed reduction scheme such as Intel’s “Conditional Numerical Reproducibility” (CNR)
available as an option in the Math Kernel Library (MKL);
•Avoid rounding error by using the Kulisch accumulator [3];
•Mixed solution as the one proposed by Demmel and Nguyen for BLAS level-1.
Our Approach
We introduced in [1] an approach to compute deterministic sums of floating-point numbers.
This approach is based on a multi-level algorithm that combines efficiently floating-point
expansion [2], which are placed in registers, and Kulisch accumulator.
Fig. 1: Hierarchical superaccumulation scheme.
Performance Results
We provided implementations of the multi-level summation scheme on a range of parallel
platforms: desktop and server CPUs, the Intel Xeon Phi many-core accelerator, and both
NVIDIA and AMD GPUs. We relied on the parallel summation algorithm as well as
exact multiplication to develop the fast, accurate, and reproducible implementations of
fundamental linear algebra operations such as dot product, triangular solver, and matrix-
matrix multiplication. We verified the accuracy of our implementations by comparing the
computed results with the ones produced by the multiple precision MPFR library.
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Fig. 2: The summation performance results on an 8-core Intel Xeon E5-4650L.
 0
 2
 4
 6
 8
 10
ParallelFPSum
D
em
m
elFast
TB
B
D
eterm
inistic
Superacc
FPE2+Superacc
FPE4+Superacc
FPE8EE+Superacc
ParallelFPSum
D
em
m
elFast
TB
B
D
eterm
inistic
Superacc
FPE2+Superacc
FPE4+Superacc
FPE8EE+Superacc
ParallelFPSum
D
em
m
elFast
TB
B
D
eterm
inistic
Superacc
FPE2+Superacc
FPE4+Superacc
FPE8EE+Superacc
ParallelFPSum
D
em
m
elFast
TB
B
D
eterm
inistic
Superacc
FPE2+Superacc
FPE4+Superacc
FPE8EE+Superacc
ParallelFPSum
D
em
m
elFast
TB
B
D
eterm
inistic
Superacc
FPE2+Superacc
FPE4+Superacc
FPE8EE+Superacc
ParallelFPSum
D
em
m
elFast
TB
B
D
eterm
inistic
Superacc
FPE2+Superacc
FPE4+Superacc
FPE8EE+Superacc
ParallelFPSum
D
em
m
elFast
TB
B
D
eterm
inistic
Superacc
FPE2+Superacc
FPE4+Superacc
FPE8EE+Superacc
N
o
rm
il
iz
ed
 t
im
e 
to
 p
ar
al
le
l 
su
m
m
at
io
n
MPI Processes
Computation
Reduction
6432168421
Fig. 3: Performance scaling on the Mesu cluster composed of 64 Intel Xeon E5-4650L nodes.
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Fig. 4: The DTRSV and DGEMM performance results on NVIDIA K5000 and Tesla K20c, respectively.
Conclusions and Future Work
We presented an approach to achieve correct rounding for the floating-point summation
problem, along with implementations on multi- and many-core architectures. This yielded
results that are both reproducible and accurate to the last bit at no performance lost. We
applied this approach to the other BLAS routines. Even though the performance of trian-
gular solver and matrix product can be argued, their output is consistently reproducible
and accurate independently of threads scheduling and data partitioning.
We plan to extend this approach to the rest of BLAS routines, derive specific implementa-
tions for compute-bound algorithms to be within 10 times performance overhead at most,
and perform theoretical analysis of their accuracy.
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